Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits for and methods of implementing a design for testing and debugging with dual-edge clocking

Circuits for and methods of implementing a design for testing and debugging with dual-edge clocking

US Patent 9798352 · Granted Oct 24, 2017

Estimated economic value: $27,898,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory failure prediction and mitigation2025
System for predicting properties of structures, imager system, and related metho2025
Transceiver loopback testing2025
Key management system2025
Error detection, correction, and media management on a dram device2025
Error detection, correction, and media management on a memory device2025
Selective per die DRAM PPR for memory device2025
Chip bump interface compatible with different orientations and types of devices2025
Finite time counting period counting of infinite data streams2025
Area-optimized row hammer mitigation2024
Row hammer telemetry2024
Practical and efficient row hammer error detection2024