Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for debugging a system on chip under test

Method and system for debugging a system on chip under test

US Patent 9792402 · Granted Oct 17, 2017

Estimated economic value: $52,952,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for generating verification tests at runtime2021
Method and system for generating a validation test2020
Method and system for generating a validation test2020
Method and system for profiling performance of a system on chip2020
Method and system for processing verification tests for testing a design under t2020
Method and system for reconstructing a graph presentation of a previously execut2020
Method and system for automated selection of a subset of plurality of validation2020
Method and system for generating validation tests2019
Method and system for generating validation tests2019
System and method for performing out of order name resolution in an electronic d2018
Method and system for generating post-silicon validation tests2018
Method and system for automated debugging memory allocation and memory release2017