{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Link delay based routing apparatus for a network-on-chip", "item": "https://www.patentleaderboard.com/patent/9787571"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Link delay based routing apparatus for a network-on-chip

Link delay based routing apparatus for a network-on-chip

US Patent 9787571 · Granted Oct 10, 2017

Estimated economic value: $9,084,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

End-to-end data protection for compute in memory (CIM)/compute near memory (CNM)2025
Multi-buffered register files with shared access circuits2025
LSTM circuit with selective input computation2025
LSTM circuit with selective input computation2025
Multi-height interconnect trenches for resistance and capacitance optimization2025
Multi-height interconnect trenches for resistance and capacitance optimization2025
Multi-height interconnect trenches for resistance and capacitance optimization2025
In-situ detection of anomalies in integrated circuits using machine learning mod2025
Apparatus and method for approximate trilinear interpolation for scene reconstru2025
Apparatus and method for approximate trilinear interpolation for scene reconstru2025
Apparatus and method for approximate trilinear interpolation for scene reconstru2025
Apparatus and method for approximate trilinear interpolation for scene reconstru2025