Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › STT MRAM common source line array bias scheme

STT MRAM common source line array bias scheme

US Patent 9786343 · Granted Oct 10, 2017

Estimated economic value: $2,342,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Spin-orbit-torque magnetoresistive random-access memory array2024
Dynamic boosting techniques for memory2021
Dynamic redundancy for memory2020
Tunable reference system with sense amplifier offset cancellation for magnetic r2020
Trimming MRAM sense amp with offset cancellation2020
Bad bit register for memory2019
Bad bit register for memory2019
Magnetic tunnel junction based anti-fuses with cascoded transistors2019
Dual power rail cascode driver2019
Three terminal spin hall MRAM2019
Secure off-chip MRAM2019
Cascode complimentary dual level shifter2018