Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing signal integrity fail recovery and mainline calibration for DRAM

Implementing signal integrity fail recovery and mainline calibration for DRAM

US Patent 9753806 · Granted Sep 5, 2017

Estimated economic value: $2,785,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory sub-system temperature regulation by modifying a data parameter2023
Efficient and selective sparing of bits in memory systems2023
Real-time error debugging2023
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2023
Thermal event prediction in hybrid memory modules2023
Apparatus with temperature mitigation mechanism and methods for operating the sa2022
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2021
Efficient and selective sparing of bits in memory systems2021
Apparatus with temperature mitigation mechanism and methods for operating the sa2021
Memory sub-system temperature regulation2021
Managing heterogeneous memory resource within a computing system2021
Implementing dynamic SEU detection and correction method and circuit2021