Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Methods and apparatus for limiting a number of current changes while clock gating to manage power consumption of processor modules

US Patent 9753524 · Granted Sep 5, 2017

Estimated economic value: $6,249,000

Assignee

Inventors

View full patent text on Google Patents →