Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip-to-chip signaling link timing calibration

Chip-to-chip signaling link timing calibration

US Patent 9753521 · Granted Sep 5, 2017

Estimated economic value: $3,730,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller partitioning for hybrid memory system2025
Semiconductor memory systems with on-die data buffering2025
DRAM interface mode with improved channel integrity and efficiency at high signa2025
Phase-based lock detector with programmable frequency offset tolerance2025
MAC processing pipelines, circuitry to configure same, and methods of operating 2025
MAC processing pipeline having activation circuitry, and methods of operating sa2025
High-speed signaling systems with adaptable pre-emphasis and equalization2025
Dynamic random access memory (DRAM) component for high-performance, high-capacit2025
Energy-efficient error-correction-detection storage2025
Memory system with cached memory module operations2025
Configurable, power supply voltage referenced single-ended signaling with ESD pr2025
Configurable, power supply voltage referenced single-ended signaling with ESD pr2025