Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory devices and systems having reduced bit line to drain select gate shorting and associated methods

Memory devices and systems having reduced bit line to drain select gate shorting and associated methods

US Patent 9741734 · Granted Aug 22, 2017

Estimated economic value: $8,061,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic expansion valve2025
Memory arrays comprising strings of memory cells and methods used in forming a m2025
System for predicting properties of structures, imager system, and related metho2025
Flexible LED vehicle-mounted display screen and production process thereof2025
Integrated assemblies which include stacked memory decks, and methods of forming2025
Integrated assemblies which include stacked memory decks, and methods of forming2025
Memory devices having vertical transistors and methods for forming the same2025
Memory devices having vertical transistors and methods for forming the same2025
Memory devices having vertical transistors and methods for forming the same2025
Tiled apparatuses2025
Splicing screen display device2025
Method of forming semiconductor structure2025