Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses and methods for memory operations having variable latencies

Apparatuses and methods for memory operations having variable latencies

US Patent 9740485 · Granted Aug 22, 2017

Estimated economic value: $10,704,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Write booster buffer and hibernate2025
Reliable and efficient boot logical unit access2025
Variable page size architecture2025
Data block refresh during read access2025
Techniques for data refresh based on environmental conditions2025
Data defragmentation control2025
Accessing memory cells in a vertical memory array2025
Reading sequential data using mapping information stored at a host device2025
Determining available resources for storing data2025
Hardware reset management for universal flash storage2025
Multiply operation circuit, multiply and accumulate circuit, and methods thereof2025
Low-power boot-up for memory systems2025