Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for latency based data recycling in a solid state memory system

Systems and methods for latency based data recycling in a solid state memory system

US Patent 9740432 · Granted Aug 22, 2017

Estimated economic value: $5,896,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory read calibration based on memory device-originated metrics characterizing2025
Modification of program voltage level with read or program-verify adjustment for2025
HTTP/3 and QUIC-based device and application characterization2025
Intelligent internet of things integrated perception system and method thereof2025
Efficient memory use to support soft information in bit flipping decoders2025
Tracking host-provided metadata in a memory sub-system2025
Early stopping of bit-flip low density parity check decoding based on syndrome w2025
Parity protection in non-volatile memory2025
Limiting hot-cold swap wear leveling2025
Self-seeded randomizer for data randomization in flash memory2024
Power efficient codeword scrambling in a non-volatile memory device2024
Redundancy metadata schemes for rain protection of large codewords2024