Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Embedded memory testing using back-to-back write/read operations

Embedded memory testing using back-to-back write/read operations

US Patent 9728273 · Granted Aug 8, 2017

Estimated economic value: $4,932,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable circuits for correcting scan-test circuitry defects in integrated c2017
Adaptive technique for adjusting signal development across bit lines for read op2016
Highly secure and extensive scan testing of integrated circuits2015
Fine-grained power management of synchronous and asynchronous datapath circuits2009
System and method for suppressing crosstalk glitch in digital circuits2008
Method and apparatus for applying fine-grained transforms during placement synth2006
Method of configuring integrated circuits using greedy algorithm for partitionin2003