Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Performance-driven cache line memory access

Performance-driven cache line memory access

US Patent 9727469 · Granted Aug 8, 2017

Estimated economic value: $2,569,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for displaying stereoscopy with a freeform optical system wi2025
Compact eye-tracked head-mounted display2025
Wide angle and high resolution tiled head-mounted display device2025
Virtual and augmented reality systems and methods having unequal numbers of comp2024
Apparatus for optical see-through head mounted display with mutual occlusion and2024
Head-mounted light field display with integral imaging and relay optics2024
Head-mounted light field display with integral imaging and waveguide prism2024
Perceptual-driven foveated displays2024
Virtual and augmented reality systems and methods having unequal numbers of comp2024
Pupil matched occlusion-capable optical see-through head-mounted display2024
3-dimensional electro-optical see-through displays2023
Apparatus for optical see-through head mounted display with mutual occlusion and2023