Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Local buried channel dielectric for vertical NAND performance enhancement and vertical scaling

Local buried channel dielectric for vertical NAND performance enhancement and vertical scaling

US Patent 9722074 · Granted Aug 1, 2017

Estimated economic value: $11,137,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Word line drivers for multiple-die memory devices2025
Microelectronic devices and memory devices2025
Metal hybrid charge storage structure for memory2025
Apparatuses including insulative structures of stack structures having different2025
Memory devices and related electronic systems2025
Memory arrays with vertical transistors and the formation thereof2025
Microelectronic devices, related electronic systems, and methods of forming micr2025
3D NAND with inter-wordline airgap2025
Event-based secured data access authorization system2025
Microelectronic devices, related electronic systems, and methods of forming micr2025
Microelectronic devices, related electronic systems, and methods of forming micr2025
Methods of forming microelectronic devices, and related microelectronic devices 2025