Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing processor functional verification by generating and running constrained random irritator tests for multiple processor system and processor core with multiple threads

Implementing processor functional verification by generating and running constrained random irritator tests for multiple processor system and processor core with multiple threads

US Patent 9720793 · Granted Aug 1, 2017

Estimated economic value: $1,638,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instruction stream retrograding to enhance random test generation2025
Uniform process for generating multiple outputs with common section in pseudo-ra2024
Identifying security vulnerabilities using modeled attribute propagation2023
Targeted very long delay for increasing speculative execution progression2022
Targeted very long delay for increasing speculative execution progression2022
Identifying microarchitectural security vulnerabilities using simulation compari2021
Identifying microarchitectural security vulnerabilities using simulation compari2021
Validating microprocessor performance2021
Memory blockade for verifying system security with respect to speculative execut2021
Memory blockade for verifying system security with respect to speculative execut2021
Implementing random content of program loops in random test generation for proce2018
Implementing processor functional verification by generating and running constra2017