{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Optimized structure for hexadecimal and binary multiplier array", "item": "https://www.patentleaderboard.com/patent/9720648"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimized structure for hexadecimal and binary multiplier array

Optimized structure for hexadecimal and binary multiplier array

US Patent 9720648 · Granted Aug 1, 2017

Estimated economic value: $1,638,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-based implementation of secure hash algorithms2025
Hardware-based message block padding for hash algorithms2025
Enhanced low precision binary floating-point formatting2023
Compute array of a processor with mixed-precision numerical linear algebra suppo2023
Instruction handling for accumulation of register results in a microprocessor2023
Vector convert hexadecimal floating point to scaled decimal instruction2023
Hybrid floating point representation for deep learning acceleration2023
Condition code anticipator for hexadecimal floating point2022
Ultra-low precision floating-point fused multiply-accumulate unit2022
Decimal scale and convert and split to hexadecimal floating point instruction2022
Reduced precision based programmable and SIMD dataflow architecture2022
Low latency floating-point division operations2022