Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flow aware buffer management for data center switches

Flow aware buffer management for data center switches

US Patent 9705808 · Granted Jul 11, 2017

Estimated economic value: $32,661,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Retimer with path-coordinated flow-rate compensation2025
Queue protection using a shared global memory reserve2025
Capacity-expanding memory control component2025
Low-latency retimer with seamless clock switchover2025
Queue protection using a shared global memory reserve2025
Low-latency signaling-link retimer2024
Capacity-expanding memory control component2024
Capacity-expanding memory control component2024
Metadata-caching integrated circuit device2024
Retimer with mesochronous intra-lane path controllers2024
Retimer with path-coordinated flow-rate compensation2024
Rate-optimized congestion management2024