Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing loss of silicon cap layer over SiGe source/drain in a CMOS device

Method for reducing loss of silicon cap layer over SiGe source/drain in a CMOS device

US Patent 9685382 · Granted Jun 20, 2017

Estimated economic value: $2,272,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structure and fabrication method thereof2022
PMOS transistors and fabrication methods thereof2015
Method for fabricating a semiconductor device2013