Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for providing dynamic clock and voltage scaling (DCVS) aware interprocessor communication

System and method for providing dynamic clock and voltage scaling (DCVS) aware interprocessor communication

US Patent 9678809 · Granted Jun 13, 2017

Estimated economic value: $7,359,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Intelligent connectivity switching mechanisms2022
Dynamic voltage selection for a single power rail in a multi-core domain2022
Optimized histogram reads for efficient display post processing and improved pow2019
Performance hint driven resource allocation2019
Work item management among worker threads of a computing device2018
System and method for flush power aware low power mode control in a portable com2018
System and method for flush power aware low power mode control in a portable com2018
Apparatus, system and method for dynamic power management across heterogeneous p2017
Apparatus, system and method for dynamic power management across heterogeneous p2017
Apparatus, system and method for dynamic power management across heterogeneous p2017
Proactive control of hardware based upon monitored processing2017
Proactive control of hardware based upon monitored processing2017