{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Integrated electrostatic discharge (ESD) clamping for an LDMOS transistor device having a bipolar transistor", "item": "https://www.patentleaderboard.com/patent/9673188"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated electrostatic discharge (ESD) clamping for an LDMOS transistor device having a bipolar transistor

Integrated electrostatic discharge (ESD) clamping for an LDMOS transistor device having a bipolar transistor

US Patent 9673188 · Granted Jun 6, 2017

Estimated economic value: $8,247,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Office chair2025
Learning-based analyzer for mitigating latch-up in integrated circuits2023
Semiconductor device2023
Structures for improving radiation hardness and eliminating latch-up in integrat2023
Semiconductor device2023
Process of forming an electronic device including a non-volatile memory cell2023
Desk2022
Learning-based analyzer for mitigating latch-up in integrated circuits2022
Electronic device including a junction field-effect transistor2022
Chair2021
Structures for improving radiation hardness and eliminating latch-up in integrat2020
Isolation structure for semiconductor device having self-biasing buried layer an2019