{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "NAND memory devices systems, and methods using pre-read error recovery protocols of upper and lower pages", "item": "https://www.patentleaderboard.com/patent/9672102"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › NAND memory devices systems, and methods using pre-read error recovery protocols of upper and lower pages

NAND memory devices systems, and methods using pre-read error recovery protocols of upper and lower pages

US Patent 9672102 · Granted Jun 6, 2017

Estimated economic value: $12,588,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-optimizing corrective read offsets with lateral charge migration proxies2025
Program refresh with gate-induced drain leakage2025
Buffer allocation for reducing block transit penalty2025
Multiple-pass programming of memory cells using temporary parity generation2025
Configuration of a memory device for programming memory cells2025
Temporary parity buffer allocation for zones in a parity group2025
Padding cached data with valid data for memory flush commands2025
Selectively programming retired wordlines of a memory device2025
Modified read counter incrementing scheme in a memory sub-system2025
Corrective reads with improved recovery from data retention loss2025
Memory devices with backside bond pads under a memory array2025
Flash memory chip that modulates its program step voltage as a function of chip 2025