Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for memory scan design-for-test

System and method for memory scan design-for-test

US Patent 9666302 · Granted May 30, 2017

Estimated economic value: $2,978,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor processing tool and methods of operation2025
Semiconductor device and method for manufacturing the same2025
Memory structure with optimized latch clock design2025
Memory structure with optimized latch clock design2025
Formation method of shallow trench isolation2025
Wafer positioning method and apparatus2025
Memory device and operating method thereof2025
Memory circuit and method of operating same2025
Memory circuit and method of operating same2025
System and method for multiple step directional patterning2025
Method of forming a semiconductor device2025
Memory circuits with dynamically adjustable pulse widths and methods for operati2025