Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selecting a low power state based on cache flush latency determination

Selecting a low power state based on cache flush latency determination

US Patent 9665153 · Granted May 30, 2017

Estimated economic value: $12,187,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Software visible and controllable lock-stepping with configurable logical proces2025
Systems and methods for measuring tension distribution in webs of roll-to-roll p2025
Systems and methods for measuring tension distribution in webs of roll-to-roll p2025
Current control for a multicore processor2025
Accelerator controller hub2025
Rating substrate support assemblies based on impedance circuit electron flow usi2025
Direct memory writes by network interface of a graphics processing unit2025
Neural network accelerator with reconfigurable memory2024
Software visible and controllable lock-stepping with configurable logical proces2024
Unified retention and wake-up clamp apparatus and method2024
Decompression and compression of neural network data using different compression2024
Current control for a multicore processor2023