Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for reducing skew between clock signals

Techniques for reducing skew between clock signals

US Patent 9660653 · Granted May 23, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic clock-data phase alignment in a source synchronous interface circuit2019
Dynamic clock-data phase alignment in a source synchronous interface circuit2019
IC and a method for flexible integer and fractional divisions2017
Techniques for reducing skew between clock signals2016
Techniques for clock data recovery2016
Interpolator-based clock and data recovery with reduced quantization error2015
IC and a method for flexible integer and fractional divisions2014
Interpolator-based clock and data recovery with reduced quantization error2014
Techniques for clock data recovery2014
Techniques for varying frequencies of periodic signals2012