Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic clock-data phase alignment in a source synchronous interface circuit

Dynamic clock-data phase alignment in a source synchronous interface circuit

US Patent 10218360 · Granted Feb 26, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor memory systems with on-die data buffering2025
Systems and methods for measuring on-die DI/DT voltage droops2025
Adaptive-learning, auto-labeling method and system for predicting and diagnosing2025
Machine learning based method and device for disturbance classification in a pow2025
Optimizing power in a memory device2025
Interface bridge between integrated circuit die2024
Optimizing power in a memory device2024
Semiconductor memory systems with on-die data buffering2024
Distributed phased SRAM repair for systems on a chip2024
System on a chip (SOC) communications to prevent direct memory access (DMA) atta2023
Interface bridge between integrated circuit die2023
Artificial reality system with multi-stage boot process2023