Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Local interconnect layer enhanced ESD in a bipolar-CMOS-DMOS

Local interconnect layer enhanced ESD in a bipolar-CMOS-DMOS

US Patent 9653447 · Granted May 16, 2017

Estimated economic value: $8,852,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Polycrystalline semiconductor resistor2025
Electrostatic discharge protection apparatuses2019
Semiconductor device having a dielectric layer with different thicknesses and me2018
Bias-insensitive trigger circuit for bigFET ESD supply protection2015
Semiconductor magnetic field sensors2015
Secondary ESD circuit2014
Sleeves and sleeve segments for flexography2014
Fail-safe method and circuit2007
Spectrally sensitized tabular grain photographic materials2001
Photographic sheet material processing apparatus and a method of cleaning1998
Image recording apparatus comprising an imagesetter and a vertical processor1998
Roller for use in a photographic sheet material processing apparatus1998