Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interfacing dynamic hardware power managed blocks and software power managed blocks

Interfacing dynamic hardware power managed blocks and software power managed blocks

US Patent 9639143 · Granted May 2, 2017

Estimated economic value: $80,146,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System on a chip with always-on processor2025
Data flow management for computational loads2025
Write arbiter circuit with per-rank allocation override mode2025
Memory device bandwidth optimization2025
Decoding status flag techniques for memory circuits2025
Read arbiter circuit with dual memory rank support2025
System on a chip with always-on component with powered-down configurations to pr2024
System on a chip with always-on component with powered-down configurations to pr2024
Memory bank hotspotting2024
Video pipeline2024
Memory device bandwidth optimization2024
Multi-activation techniques for partial write operations2023