Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, apparatus and system for optimizing cache memory transaction handling in a processor

Method, apparatus and system for optimizing cache memory transaction handling in a processor

US Patent 9606925 · Granted Mar 28, 2017

Estimated economic value: $8,391,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of fabricating metasurface on skin for blood glucose detection2025
Automated identification of sentence concreteness and concreteness conversion2025
Siloxane monomer, contact lens composition and contact lens2025
Selection of victim entry in a data structure2025
Technologies for configuration of memory ranges2025
High performance interconnect2025
High performance interconnect2025
High performance interconnect2025
Systems, apparatuses, and methods for resource bandwidth enforcement2025
High performance interconnect2025
High performance interconnect2025
High performance interconnect2025