Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technologies for high-speed PCS supporting FEC block synchronization with alignment markers

Technologies for high-speed PCS supporting FEC block synchronization with alignment markers

US Patent 9602401 · Granted Mar 21, 2017

Estimated economic value: $8,001,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Symbol multiplexing physical medium attachment (PMA)2025
Scalable receiver architecture for silicon photonic links2025
Physical coding sublayer with modified bit ordering to improve error burst resil2025
Component firmware interaction using hardware registers2025
Hybrid PHY with interleaved and non-interleaved RS-FEC and FEC mode determinatio2024
Device-to-device link training2024
Transmitter equalization optimization for ethernet chip-to-module (C2M) complian2024
Device-to-device link training2023
Component firmware interaction using hardware registers2023
Adaptation of at least one transmit equalizer setting2023
Hybrid PHY with interleaved and non-interleaved RS-FEC and FEC mode determinatio2023
Transmitter equalization2023