Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transmitter equalization optimization for ethernet chip-to-module (C2M) compliance

Transmitter equalization optimization for ethernet chip-to-module (C2M) compliance

US Patent 12113651 · Granted Oct 8, 2024

Estimated economic value: $73,450,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Symbol multiplexing physical medium attachment (PMA)2025
Scalable receiver architecture for silicon photonic links2025
Combined lattice reduction and per-stream recursive demapping demodulation2025
Physical coding sublayer with modified bit ordering to improve error burst resil2025
Component firmware interaction using hardware registers2025
Lattice reduction transformation matrix calculation and signaling2025
Amplitude mirroring detection using additional shared information2024
Mirroring for amplitude reduction2024
System and method for efficient wakeup for beacon reception2024
Avoidance of collisions and connection loss in network device serving multiple n2024
Component firmware interaction using hardware registers2023
System and method for efficient wakeup for beacon reception2023