Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits for and methods of reducing duty-cycle distortion in an integrated circuit implementing dual-edge clocking

Circuits for and methods of reducing duty-cycle distortion in an integrated circuit implementing dual-edge clocking

US Patent 9577615 · Granted Feb 21, 2017

Estimated economic value: $30,229,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for configurable interface circuits2025
Circuits and methods for configurable scan chains2025
Debug trace microsectors2025
At-speed burst sampling for user registers2025
Micro-network-on-chip and microsector infrastructure2024
Logic fabric based on microsector infrastructure with data register having scan 2024
Soft network-on-chip overlay through a partial reconfiguration region2024
Three dimensional circuit systems and methods having memory hierarchies2023
Configurable latch circuit2019
Programmable pipeline interface circuit2019
Selectively providing clock signals using a programmable control circuit2019
Methods and circuits for preventing hold violations2019