Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor structure having a capacitor and metal wiring integrated in a same dielectric layer

Semiconductor structure having a capacitor and metal wiring integrated in a same dielectric layer

US Patent 9577030 · Granted Feb 21, 2017

Estimated economic value: $10,078,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of fabricating integrated circuits with fin trim plug structures having a2025
Dual self-aligned gate endcap (SAGE) architectures2023
Unidirectional self-aligned gate endcap (SAGE) architectures with gate-orthogona2023
Cost effective precision resistor using blocked DEPOP method in self-aligned gat2023
Fin trim plug structures having an oxidation catalyst layer surrounded by a rece2022
Unidirectional self-aligned gate endcap (SAGE) architectures with gate-orthogona2022
Dual self-aligned gate endcap (SAGE) architectures2021
Self-aligned build-up of topographic features2020
Transistor device with gate control layer undercutting the gate dielectric2018
Technique for filling high aspect ratio, narrow structures with multiple metal l2018
Metal-insulator-metal (MIM) capacitor with insulator stack having a plurality of2017
Formation of DRAM capacitor among metal interconnect2017