{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Techniques for addressing topology specific replicated bus units", "item": "https://www.patentleaderboard.com/patent/9575913"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for addressing topology specific replicated bus units

Techniques for addressing topology specific replicated bus units

US Patent 9575913 · Granted Feb 21, 2017

Estimated economic value: $2,827,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logical clock connection in an integrated circuit design2025
Centralized distribution of multicast requests in a data processing system2024
Centralized distribution of multicast requests in a data processing system2024
Memory migration within a multi-host data processing environment2024
Asynchronous completion notification in a multi-core data processing system2024
Selective distribution of translation entry invalidation requests in a multithre2024
Selective distribution of translation entry invalidation requests in a multithre2024
Adjusting store gather window duration in a data processing system supporting si2024
Adjusting store gather window duration in a data processing system supporting si2024
Techniques for handling escalation of interrupts in a data processing system2023
Concurrent processing of translation entry invalidation requests in a processor 2023
Concurrent processing of translation entry invalidation requests in a processor 2023