Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing transactional latency in address decoding

Reducing transactional latency in address decoding

US Patent 9570134 · Granted Feb 14, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for designing a system using weighted-cost interconnect syn2018
Method and apparatus for designing a system using weighted-cost interconnect syn2016
Systems and methods for implementing tristate signaling by using encapsulated un2014
Performance constraints for system synthesis2013
Methods and apparatus for single testing stimulus2013
Booting mechanism for FPGA-based embedded system2013
Deferred parameterization2011
Booting mechanism for FPGA-based embedded system2010
Methods and apparatus for selective comment assertion2009
Embedding identification information on programmable devices2008
Pseudo-random wait-state and pseudo-random latency components2008
Programmable chip bus arbitration logic2008