Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pseudo-random wait-state and pseudo-random latency components

Pseudo-random wait-state and pseudo-random latency components

US Patent 7409608 · Granted Aug 5, 2008

Estimated economic value: $11,590,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for designing a system using weighted-cost interconnect syn2018
Reducing transactional latency in address decoding2017
Method and apparatus for designing a system using weighted-cost interconnect syn2016
Systems and methods for implementing tristate signaling by using encapsulated un2014
Performance constraints for system synthesis2013
Booting mechanism for FPGA-based embedded system2013
Deferred parameterization2011
Booting mechanism for FPGA-based embedded system2010
Automatic test component generation and inclusion into simulation testbench2010
Methods and apparatus for selective comment assertion2009
Embedding identification information on programmable devices2008
Switching system2008