Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory interface with integrated tester

Memory interface with integrated tester

US Patent 9568542 · Granted Feb 14, 2017

Estimated economic value: $4,869,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read gate training and tracking2025
Jitter reduction in mixed-signal processing circuits2025
Network computer system to selectively engage users based on friction analysis2025
Predicting network anomaly events2024
Determining false positive and active event data2024
Duty cycle adjustment circuit with independent range and step size control2023
Write and read common leveling for 4-bit wide drams2022
Write and read common leveling for 4-bit wide DRAMS2021
External DQS bi-directional loopback with use of feed forward equalization path2020
Forward compatibility process2020
Write and read common leveling for 4-bit wide drams2019
Write and read common leveling for 4-bit wide DRAMs2019