Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits for and methods of generating a divided clock signal with a configurable phase offset

Circuits for and methods of generating a divided clock signal with a configurable phase offset

US Patent 9553592 · Granted Jan 24, 2017

Estimated economic value: $55,879,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatuses for wavelength locking for optical wavelength division m2025
Polarity dependent offset in analog-to-digital converters2025
Methods and apparatuses for maximizing output modulation amplitude for optical w2025
High linearity resistive digital-to-analog converters with dynamic control for t2024
Real-time power meter for optimizing processor power management2024
Hierarchical power management apparatus and method2024
Circuits and methods for wavelength locking of optical receiver WDM filters2024
Low power inverter-based CTLE2024
In-package passive inductive element for reflection mitigation2023
Multi-phase clock signal generation circuitry2023
Communication between integrated circuit (IC) dies in wafer-level fan-out packag2023
Offset circuitry and threshold reference circuitry for a capture flip-flop2023