Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performance efficient ISA virtualization using dynamic partial binary translation

Method and apparatus for performance efficient ISA virtualization using dynamic partial binary translation

US Patent 9552207 · Granted Jan 24, 2017

Estimated economic value: $12,666,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Deterministic replay of a multi-threaded trace on a multi-threaded processor2025
Apparatus and method for ray tracing with shader call graph analysis2025
Wireless enhanced power transfer2025
Deterministic replay of a multi-threaded trace on a multi-threaded processor2025
Rotation limit detector2025
Methods and apparatus to insert profiling instructions into a graphics processin2024
Methods and apparatus to generate graphics processing unit long instruction trac2024
Application priority based power management for a computer device2023
Device, method and system for transparently changing a frequency of an interconn2023
Methods and apparatus to insert profiling instructions into a graphics processin2023
Methods and apparatus to emulate graphics processing unit instructions2023
Methods and apparatus to perform instruction-level graphics processing unit (GPU2023