Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with dual stress liner boundary

Integrated circuit with dual stress liner boundary

US Patent 9543437 · Granted Jan 10, 2017

Estimated economic value: $13,603,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Leakage current reduction in polysilicon-on-active-edge structures2022
SRAM source-drain structure2021
Sensor for gate leakage detection2021
Integration of finFET device2021
Systems and methods for fabrication of gated diodes with selective epitaxial gro2020
Reducing or avoiding mechanical stress in static random access memory (SRAM) str2019
Transistor with quantum point contact2018
Methods and apparatus for artificial exciton in CMOS processes2018
Field-effect transistor (FET) devices employing adjacent asymmetric active gate 2018
Integrated circuit with dual stress liner boundary2018
Integrated circuit with dual stress liner boundary2018
Integration of analog transistor2018