Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Staggered DLL clocking on N-Detect QED to minimize clock command and delay path

Staggered DLL clocking on N-Detect QED to minimize clock command and delay path

US Patent 9536591 · Granted Jan 3, 2017

Estimated economic value: $22,032,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Divided clock control2025
Error control for memory device2025
Error correction bit flipping scheme2023
Extended error detection for a memory device2023
Memory devices implementing data-access schemes for digit lines proximate to edg2022
Error correction code scrub scheme2022
Error correction bit flipping scheme2022
Error control for memory device2022
Apparatuses and methods for error correction coding and data bus inversion for s2022
Extended error detection for a memory device2021
Error correction bit flipping scheme2021
Apparatuses and methods for providing internal memory commands and control signa2020