Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Monolithic three dimensional memory arrays with staggered vertical bit line select transistors and methods therfor

Monolithic three dimensional memory arrays with staggered vertical bit line select transistors and methods therfor

US Patent 9530824 · Granted Dec 27, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power conversion device2025
Silicon wafer polishing composition2020
Surround gate vertical field effect transistors including tubular and strip elec2020
Vertical thin film transistors with isolation2020
Power converter and power converter for railroad vehicle2019
Resistive random access memory device containing replacement word lines and meth2019
Polishing composition and method for producing same2019
Three-dimensional memory device with vertical bit lines and replacement word lin2019
Three-dimensional memory devices having through-stack contact via structures and2019
Vertical field effect transisitors having a rectangular surround gate and method2018
Three-dimensional resistive random access memory containing self-aligned memory 2018
Polishing composition and method for producing same2018