Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generating combined bus clock signals using asynchronous master device reference clocks in shared bus systems, and related methods, devices, and computer-readable media

Generating combined bus clock signals using asynchronous master device reference clocks in shared bus systems, and related methods, devices, and computer-readable media

US Patent 9524264 · Granted Dec 20, 2016

Estimated economic value: $14,830,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Providing acknowledgements for system power management interface2024
High-speed communication link with self-aligned scrambling2023
Fast activation during wake up in an audio system2023
I2C bus architecture using shared clock and dedicated data lines2022
High-speed communication link with self-aligned scrambling2022
Extended current limit message latency aware performance mitigation2022
Group slave identifier time-multiplexed acknowledgment for system power manageme2022
Hang correction in a power management interface bus2022
Bus controller and related methods2022
Bus ownership for a system power management interface (SPMI) bus2022
Scrambling data-port audio in SOUNDWIRE systems2021
Aggregated in-band interrupt based on responses from slave devices on a serial d2021