Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-bit flip-flop reorganization techniques

Multi-bit flip-flop reorganization techniques

US Patent 9513658 · Granted Dec 6, 2016

Estimated economic value: $67,044,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable clock skewing for timing closure2021
Programmable clock skewing for timing closure2021
Multi-bit clock gating cell to reduce clock power2020
Switching-activity-based selection of low-power sequential circuitry2019
Apparatus and method to force equivalent outputs at start-up for replicated sequ2018
Register file circuit design process2017
Register file circuit design process2017
Power switch ramp rate control using selectable daisy-chained connection of enab2017
Context specific spare cell determination during physical design2016
Activity-driven capacitance reduction to reduce dynamic power consumption in an 2016
Scan insertion optimization using physical information2012
Using synthesis to place macros2012