| 11121707 |
Programmable clock skewing for timing closure |
— |
2021-09-14 |
| 10886903 |
Programmable clock skewing for timing closure |
— |
2021-01-05 |
| 10650112 |
Multi-bit clock gating cell to reduce clock power |
— |
2020-05-12 |
| 10296686 |
Switching-activity-based selection of low-power sequential circuitry |
Ram Subramaniam Gandhi |
2019-05-21 |
| 10162914 |
Apparatus and method to force equivalent outputs at start-up for replicated sequential circuits |
Suparn Vats |
2018-12-25 |
| 9824171 |
Register file circuit design process |
Mridul Agarwal, Shyam Balasubramanian, Christopher Scott Thomas, Rajat Goel, Rohit Kumar +1 more |
2017-11-21 |
| 9564898 |
Power switch ramp rate control using selectable daisy-chained connection of enable to power switches or daisy-chained flops providing enables |
Shingo Suzuki, Edvin Catovic, Rajat Goel, Manoj Gopalan |
2017-02-07 |
| 9513658 |
Multi-bit flip-flop reorganization techniques |
Muthukumaravelu Velayoudame |
2016-12-06 |
| 9454632 |
Context specific spare cell determination during physical design |
— |
2016-09-27 |
