Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 3D stacked semiconductor memory architecture with conductive layer arrangement

3D stacked semiconductor memory architecture with conductive layer arrangement

US Patent 9508740 · Granted Nov 29, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor memory device2024
Semiconductor memory device with three-dimensional memory cells2024
Semiconductor memory device including three-dimensional memory cell arrays2022
Semiconductor memory device including three-dimensional memory cell arrays2020
Semiconductor memory device with three-dimensional memory cells2019
Method of controlling a semiconductor memory device2018
3D stacked semiconductor memory devices with sense amplifier electrically connec2016
Semiconductor memory device2014
Semiconductor memory device2014
Semiconductor memory device2014
Semiconductor memory device2014
Non-volatile semiconductor storage device2013