Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Preparation of low defect density of III-V on Si for device fabrication

Preparation of low defect density of III-V on Si for device fabrication

US Patent 9508550 · Granted Nov 29, 2016

Estimated economic value: $4,543,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Conductive oxide diffusion barrier for laser crystallization2025
Aluminum oxide protected lithium metal tunable 3D silicon batteries2025
Energy storage method using aluminum oxide protected lithium metal tunable 3D si2025
Vertical silicon Josephson Junction device for qubit applications2025
Phase-change memory cell with mixed-material switchable region2025
Crossbar memory array in back end of line2025
Lithium-ion battery with thin crystalline anode and methods of making same2025
Crossbar memory array in back end of line with crystallization front2025
Semiconductor structure and fabrication method thereof2025
Nanocavity monolayer laser monolithically integrated with LED pump2025
Silicon on sapphire substrate for edge computer2025
Cluster tool for production-worthy fabrication of Dolan bridge quantum Josephson2025