Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wiring configuration of a bus system and power wires in a memory chip

Wiring configuration of a bus system and power wires in a memory chip

US Patent 9508407 · Granted Nov 29, 2016

Estimated economic value: $13,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase-to-phase mismatch reduction in a clock circuit of a memory device2025
Duty-cycle correction and related devices, apparatuses, and methods2024
Self-cleaning heatsink for electronic components2024
Delay adjustment circuits2024
Duty-cycle correction and related apparatuses and method2023
Self-cleaning heatsink for electronic components2023
Delay adjustment circuits2023
Phase clock correction2022
Duty-cycle corrector circuits and related apparatuses and methods2022
Phase lock circuitry using frequency detection2022
Phase clock correction2021
Phase locked loop circuit2021