Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bias techniques and circuit arrangements to reduce leakage current in a circuit

Bias techniques and circuit arrangements to reduce leakage current in a circuit

US Patent 9488996 · Granted Nov 8, 2016

Estimated economic value: $7,263,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning-based radio frequency (RF) front-end calibration2025
On-chip dual-supply multi-mode CMOS regulators2023
On-chip dual-supply multi-mode CMOS regulators2023
Machine learning-based radio frequency (RF) front-end calibration2023
On-chip dual-supply multi-mode CMOS regulators2021
On-chip dual-supply multi-mode CMOS regulators2021
Switched capacitance circuit2020
Cascaded switch between pluralities of LNAS2019
Local oscillator (LO) phase continuity2019
Fractional-N phase locked loop delta sigma modulator noise reduction using charg2019
System-on-a-chip clock phase management using fractional-N PLLs2018
Fast frequency hopping phase locked loop2018