Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System-on-a-chip clock phase management using fractional-N PLLs

System-on-a-chip clock phase management using fractional-N PLLs

US Patent 10116315 · Granted Oct 30, 2018

Estimated economic value: $9,522,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data receiving apparatus and method having blind deconvolution mechanism2025
On-chip dual-supply multi-mode CMOS regulators2023
System and method for maintaining local oscillator (LO) phase continuity2022
On-chip dual-supply multi-mode CMOS regulators2021
Methods and apparatus for a transmit path with frequency hopping phase locked lo2020
Phase frequency detector linearization using switching supply2020
Distributed differential interconnect2019
Master-slave level shifter array architecture with pre-defined power-up states2019
Fractional-N phase locked loop delta sigma modulator noise reduction using charg2019
Fractional-N phase locked loop delta sigma modulator noise reduction using charg2019
Wireless device with filters to support co-existence in adjacent frequency bands2018
PLL post divider phase continuity2018