Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned integrated line and via structure for a three-dimensional semiconductor device

Self-aligned integrated line and via structure for a three-dimensional semiconductor device

US Patent 9484296 · Granted Nov 1, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Image processing device and image processing method2023
Semiconductor device and message image signal output method2022
Semiconductor device, image processing system, image processing method and compu2021
Semiconductor device, image processing system, image processing method and compu2021
Semiconductor device and message image output method2020
Method of making three-dimensional semiconductor memory device having laterally 2018
Honeycomb cell structure three-dimensional non-volatile memory device2017
Three dimensional memory device having well contact pillar and method of making 2017
Passive devices for integration with three-dimensional memory devices2017
Blocking oxide in memory opening integration scheme for three-dimensional memory2017
Passive devices for integration with three-dimensional memory devices2017
Method of making a monolithic three dimensional NAND string using a select gate 2017