Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual non-volatile memory cell comprising an erase transistor

Dual non-volatile memory cell comprising an erase transistor

US Patent 9484107 · Granted Nov 1, 2016

Estimated economic value: $8,395,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for in-memory convolutional computation and corresponding integrated circ2025
Co-integrated vertically structured capacitive element and fabrication process2025
Co-integrated vertically structured capacitive element and fabrication process2025
Voltage regulator device, corresponding method and data storage system2025
Device with synchronous output2025
Protection of an integrated circuit2025
Integrated circuit including a physically unclonable function device and corresp2025
Method and apparatus for convolutional computation based on floating gate NVM ar2024
Physically unclonable function device2024
Non-volatile memory device readable only a predetermined number of times2024
MOS transistor having substantially parallelepiped-shaped insulating spacers2024
Non-volatile memory device with improved cell cycling and corresponding method f2024